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Introduction and Agenda
• Collaborative Effort Between NASA and DoD/DMEA
• Test Methods and Protocols
• Key Parameter: Threshold Voltage (VT)
• DUT: Microsemi (Actel) A3P250L FPGA
– Common Technology Between spaceflight electronics and DoD fuze control circuitry.
• Long-Term “Engineering Run” at +25 °C and +150 °C (6 DUTS)
• Threshold Voltage Distribution: Large Population (~1,000 DUTS)
– Part-to-Part Variability
– Outliers
• Results: Environmental Tests
– Temperature (+25 °C, +125 °C, and +150 °C)
– Electromagnetic (EM) Susceptibility
– Neutron Irradiation Susceptibility
– Electrostatic Discharge (ESD) Susceptibility
• Future Testing (in-process and planned; this is a work in progress)
• Additional Material and Data in the On-line Version of This Talk
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Threshold Voltage (VT)
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Figure courtesy of Microsemi Corp.
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Microsemi A3PL FPGA Flash Cell
• Quantity of electrons stored on 
floating gate modifies the threshold 
voltage (VT).
• Threshold voltage is the “turn on” 
voltage for the transistor.
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Stress Induced Leakage Current (SILC)
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Positive Bias Floating Gate
Inversion Layer Flooded
with Electrons
Oxide Traps Caused by 
Stress of Many Write Cycles
Electrons can tunnel at low bias if Traps 
line up at a spacing of 3 nm or less
Substrate Silicon
Tunnel Oxide
Chart courtesy of Microsemi Corp.
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Sample VT Distribution in an FPGA
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Experiment Goals
• The primary objective is to determine the probability of 
extrinsic flash cells in the population and to determine how 
that will limit the device’s lifetime.
• A secondary objective is to track the intrinsic populations 
lifetime which is a function of storage temperature. 
• A third objective is to measure the flash cells’ susceptibility 
to other environmental stresses.
– Electromagnetic (EM) radiation
– Neutron irradiation
– Electrostatic Discharge (ESD)
– Heavy Ion Irradiation (total dose tests have been conducted)
– Other (please suggest)
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Description of DUTs
• Microsemi (Actel) A3P250L FPGA
– Relatively small FPGA
– PBGA (Plastic Ball Grid Array) Package (FG144)
– Single Foundry for all DUTs
– Most parts from one wafer lot (QLWY8)
− Small number of DUTs from a second wafer lot (QLG10)
• 9 Logic Designs Used
– No artificial test structures
– Logic blocks designed by different authors and styles (including macro generators)
• 10 Erase-Program-Verify Cycles for Each Device
– Realistic stress for our applications.
– Manufacturer’s rating: 500 cycles
• Complements and Extends work by Sandia National Labs
– Sandia is a Department of Energy organization that has previously investigated flash 
cell reliability.  See references at the end of this presentation.
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Test Station for A3P250L FPGA
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Long-Term “Engineering Run”
• Goals
• Develop and refine test methods, procedures, and analysis tools 
and techniques
• “Look ahead” at device response and behavior of intrinsic 
population
• DUTS: 6 A3P250L FPGAs (3 each from two lots)
• 4 DUTs baked at 150 °C
• 2 DUTs kept at room temperature (control samples)
• 11,592 hours (~1.3 years) at 150 °C 
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Erased: Engineering Run
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Programmed: Engineering Run
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Effects of 150 °C Bake on Flash-based FPGA
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Erased Cell Data Retention at 150 °C
Performance vs. Specification
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Specification Data From RT and 
Military ProASIC3 Data Sheets.
Spec 6,000 Hour Data
Tj (°C) Life (years) Life (years)
70 102.7 306.8
85 43.8 131.1
100 20.0 60.0
105 15.6 46.9
110 12.3 36.9
115 9.7 29.2
120 7.7 23.2
125 6.2 18.6
130 5.0 15.0
135 4.0 12.1
140 3.3 9.8
145 2.7 8.0
150 2.2 6.6
May 3, 2016
6,000 Hour Data derived 
predictions courtesy of Microsemi 
Corporation.
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Initial Effects
• Engineering tests and data in literature showed an 
initial rapid movement in threshold voltage after 
configuring a device
• Three devices configured and then margin tested 
once per day
• Protocol updated: Baseline margin tests after several 
weeks of “settling time”
14
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Initial Effects: Erased
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Initial Effects: Programmed
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Instrumentation Sensitivity
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Population Analysis
• Determined VT Characteristics of a Large 
Population of Parts
– ~1,100 DUTs
• Analysis Criteria on Threshold Voltage (VT) 
Histograms
– Mean
– Spread
– Tails
– Outliers
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Population Analysis: Metrics
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Population Analysis: Mean
20
1
10
100
1000
-6.0 -5.0 -4.0 -3.0 -2.0 -1.0 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 9.0 10.0
C
o
u
n
ts
Average VT (volts)
Average Initial Device Threshold (VT)
1,092 A3P250L Devices, April 10, 2016
Erased Average
Programmed Average
Erased Std Dev: 0.18V
Programmed Std Dev: 0.37V
59th Annual Fuze Conference 
1
10
100
1000
-4.0 -3.0 -2.0 -1.0 0.0 1.0 2.0 3.0 4.0
C
o
u
n
ts
VT Spread (volts)
Spread of Device Threshold (VT)
1,092 A3P250L Devices, April 10, 2016
Erased Spread
Programmed Spread
Erased Std Dev: 0.13V
Erased Spread: Avg - Max
Prog   Spread: Avg - Min
Programmed Dev: 0.10V
Population Analysis: Spread
21
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Population Analysis: Outlier
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EM Susceptibility: Introduction
• Goal: Determine Susceptibility of Flash Cell to EM 
Radiation
• DUT Configuration:
– 3 DUTs
– Unpowered
– No enclosure or other shielding
– Simple Board: Traces for power, ground, and programming (not 
I/O)
• A first test: Tested with a NASA Mars science 
instrument
– Multiple Runs with horizontal and vertical polarizations
– Test levels based on science instrument (not fuze) requirements
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EM Susceptibility: Testing Levels
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Frequency Band /Range Test Level V/m (dBuV/m) Notes
14 kHz to 390 MHz 4 V/m (132dBuV/m)
309 MHz to 405 MHz 28 V/m (148dBuV/m) UHF Band, Direct Downlink 
405 MHz to 500 MHz 4 V/m (132dBuV/m)
500 MHz to 3000 MHz 4 V/m (132dBuV/m) WISDOM Payload
3000 MHz to 20,000 MHz 4 V/m (132dBuV/m)
Table 3-8: RS103 Test Levels
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EM Susceptibility Testing Facility
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EM Susceptibility Results (typical)
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Neutron Susceptibility Testing
• Sample Size: 20 
DUTs
• Test Levels:
– 2 x 1012 n/cm2 (7 DUTs)
– 2 x 1013 n/cm2 (7 DUTs)
– 2 x 1014 n/cm2 (6 DUTs)
• Test Conditions
– 1 MeV equivalent 
spectrum
– DUTs unbiased
– DUTs’ balls shorted
• Test Facility: 
McClellan Nuclear 
Research Center 
(near DMEA)
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MNRC Reactor in Operation
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ESD Susceptibility Testing
• Sample Size: 20 DUTs
• Test Levels:
– Phase Lock Loop (PLL): 500V
– Other Power and I/O: 2 kV
• Test Equipment: Thermo
Scientific MK.1 ESD and 
Static Latch-up Test System
29May 3, 2016
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Temperature Experiment Summary
30
Engineering Run
* 4 devices at 150 °C for 11,592 hours + 2 control samples
* One failure at 11,592 hours; probably mechanical, part
undergoing analysis
* VT shift very small
Large Population
* # of Parts Programmed: 1,091
* # of Parts Margined:   1,091
* # of Outliers1:            7  (~0.6%)
* # of Part Failures2:       1
322 Parts Soaking at 150 °C
327 Parts Soaking at 125 °C
333 Parts Soaking at  25 °C  (add’l 57 being prepared)
1All outliers were erased cells and passed Verify test. 
2K1631 would not margin or verify; likely non-flash
failure, under failure analysis.
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Summary, Conclusion, and
Path Forward
• Test Method and Data Analysis Tool Development
– Utilize Device’s Design for Test Capability
– Write Semi-custom Data Analysis Tools
– Produce Credible, Useful Results
• Testing Large Populations Necessary
– Significant Variability Between DUTs
– Detect Outliers (~ 0.6 % for the subject device)
– Significant Difference in Device Retention Time
• Investigate Tighter Threshold Voltage (VT) Limits on Verify 
Operation
• Assistance Needed on EM Test Limits, Protocols, and Facilities
• Possible Future Large Population Test: TI Microcontroller
• Track Large Populations: Temperature Testing Ongoing
– +25 °C, +125 °C, and +150 °C
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